arXiv Analytics

Sign in

arXiv:1009.2424 [cond-mat.mes-hall]AbstractReferencesReviewsResources

Cooper Pair Writing at the LaAlO3/SrTiO3 Interface

Cheng Cen, Daniela F. Bogorin, Chung Wung Bark, Chad M. Folkman, Chang-Beom Eom, Jeremy Levy

Published 2010-09-13, updated 2011-02-05Version 2

The LaAlO3/SrTiO3 interface provides a unique platform for controlling the electronic properties of the superconducting semiconductor SrTiO3. Prior investigations have shown that two-dimensional superconductivity can be produced at the LaAlO3/SrTiO3 interface and tuned electrostatically. The recently demonstrated reversible control of the metal-insulator transition at the same interface using conductive atomic force microscopy (c-AFM) raises the question of whether this room-temperature technique can produce structures that exhibit superconducting, normal metallic and insulating phases at sub-Kelvin temperatures. Here we report low-temperature magnetotransport experiments on conducting structures defined at an otherwise insulating LaAlO3/SrTiO3 interface. A quantum phase transition associated with the formation of Cooper pairs is observed in these predefined structures at sub-Kelvin temperatures. However, a finite resistance remains even at the lowest temperature. At higher magnetic fields, interfaces with high mobility also exhibit strong Shubnikov-de Haas oscillations as well as a larger Ginsburg-Landau coherence length. Cooper pair localization, spin-orbit coupling, and finite-size effects may factor into an explanation for some of the unusual properties observed.

Related articles: Most relevant | Search more
arXiv:1009.3303 [cond-mat.mes-hall] (Published 2010-09-17)
"Water-cycle" mechanism for writing and erasing nanostructures at the LaAlO3/SrTiO3 interface
arXiv:2412.10403 [cond-mat.mes-hall] (Published 2024-12-06)
Homogeneous Linewidth Behaviour of Narrow Optical Emitters at Sub-kelvin Temperatures
arXiv:1907.11816 [cond-mat.mes-hall] (Published 2019-07-26)
Multiplexed quantum transport using commercial off-the-shelf CMOS at sub-kelvin temperatures